Hardware description language - PDFSEARCH.IO - Document Search Engine

Hardware description language
Results: 134

#	Item
101	SystemVerilog 3.1 Accellera’s Extensions to Verilog® Abstract: a set of extensions to the IEEE[removed]Verilog Hardware Description Language to aid in the creation and verification of abstract architectural level mo Add to Reading List Source URL: www.eda-stds.org Language: English - Date: 2003-07-07 16:30:58 Hardware verification languages Cross-platform software SystemVerilog Verilog Accellera E JavaScript C Electronic engineering Electronic design automation Hardware description languages
102	SystemVerilog 3.1 Accellera’s Extensions to Verilog® Abstract: a set of extensions to the IEEE[removed]Verilog Hardware Description Language to aid in the creation and verification of abstract architectural level mo Add to Reading List Source URL: eda.org Language: English - Date: 2003-07-07 16:30:58 Hardware verification languages Cross-platform software SystemVerilog Verilog Accellera E JavaScript C Electronic engineering Electronic design automation Hardware description languages
103	SystemVerilog 3.0 Accellera’s Extensions to Verilog® Abstract: a set of extensions to the IEEE[removed]Verilog Hardware Description Language to aid in the creation and verification of abstract architectural level mo Add to Reading List Source URL: eda.org Language: English - Date: 2003-07-07 16:30:24 Hardware verification languages SystemVerilog Verilog Accellera E C Electronic engineering Electronic design automation Hardware description languages
104	Final Report for NSF Grant MIP89-21842: Algebra for Digital Design Derivation 1 June 1990 – 30 November 1992 Steven D. Johnson, Principal Investigator ([removed]) Add to Reading List Source URL: www.cs.indiana.edu Language: English - Date: 2001-09-19 16:08:15 Digital electronics Field-programmable gate array Hardware description language Computer architecture CPU design Logic synthesis Ring Computer Electronic engineering Central processing unit Electronics
105	Expanded Final Report Decomposing digital-system specifications into interacting sequential processes Grant Number: MIP[removed], [removed]–[removed]Principal Investigator: Steven D. Johnson Computer Science Department In Add to Reading List Source URL: www.cs.indiana.edu Language: English - Date: 2001-09-19 16:36:05 Science Logic in computer science Automated theorem proving Reasoning Formal verification Computer science Reasoning system Hardware description language Communications protocol Formal methods Artificial intelligence Theoretical computer science
106	Expanded Final Report for NSF Grant MIP87[removed]Digital Design Derivation (November 30, 1990) Steven D. Johnson, P.I. Computer Science Department Add to Reading List Source URL: www.cs.indiana.edu Language: English - Date: 2001-09-19 15:58:32 Digital electronics Integrated circuits Logic design Electronic design Hardware description language Logic synthesis Actor model Logic simulation Application-specific integrated circuit Electronic engineering Electronics Electronic design automation
107	FDCC: a Combined Approach for Solving Constraints over Finite Domains and Arrays S´ebastien Bardin(1) , Arnaud Gotlieb[removed]CEA LIST (Paris, France) (2) INRIA (Rennes, France) - Certus V&V Center, Simula (Oslo, Norway Add to Reading List Source URL: sebastien.bardin.free.fr Language: English - Date: 2012-06-04 05:05:22 Program logic ELLA ATS Predicate transformer semantics International Securities Identification Number Computing Programming language theory Formal methods Software engineering Hardware description languages
108	PAT C H PA N E L M O D E L PF[removed]PORT V.35 FEED-THRU PATCH PANEL Description: The 8 Port V.35 Feed-Thru Patch Panel, PF 20226, offers eight 34 position Add to Reading List Source URL: www.componentsexpress.com Language: English - Date: 2012-04-16 18:04:59 Audio engineering Technology Gender of connectors and fasteners Plumbing Vocabulary Rack unit Patch panel Networking hardware Language Electronic engineering
109	The Synchronous Data Flow Programming Language LUSTRE NICHOLAS HALBWACHS, PAUL CASPI, PASCAL RAYMOND, AND DANIEL PILAUD Add to Reading List Source URL: www6.in.tum.de Language: English - Date: 2009-11-09 16:25:59 Hardware description languages Boolean algebra Boolean data type Verilog Conditional ALGOL 68 FALSE Esterel Control flow Computing Software engineering Programming language theory
110	Processor Modeling and Design Tools Prabhat Mishra Add to Reading List Source URL: esl.cise.ufl.edu Language: English - Date: 2011-05-23 10:39:26 Software engineering Systems architecture Parallel computing Architecture description language Computer architecture Modeling language Hardware description language Field-programmable gate array Instruction set Computing Software architecture Design

UPDATE